



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO	. F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/821,442	•	03/29/2001	Kenji Nakamura	15162/03490	15162/03490 1740	
24367	7590	05/18/2005		EXAMINER		
SIDLEY	AUSTIN E	BROWN & WOOD	NGUYEN, LU	NGUYEN, LUONG TRUNG		
717 NORT	H HARWO	OOD				
SUITE 3400				ART UNIT	PAPER NUMBER	
DALLAS.	TX 7520	1		2612		

DATE MAILED: 05/18/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
Office Author Commence	09/821,442	NAKAMURA, KENJI					
Office Action Summary	Examiner	Art Unit					
	LUONG T. NGUYEN	2612					
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address					
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period of the period for reply within the set or extended period for reply will, by statute any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 22 N	ovember 2004.						
2a)⊠ This action is FINAL . 2b)□ This	action is non-final.						
3) Since this application is in condition for alloward closed in accordance with the practice under E	•						
Disposition of Claims							
4) ☐ Claim(s) is/are pending in the application 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☑ Claim(s) <u>1-11</u> is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	wn from consideration.						
Application Papers							
9)☐ The specification is objected to by the Examine	er.						
10)☐ The drawing(s) filed on is/are: a)☐ acc	☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the	-···	` '					
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex		•					
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicati nty documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage					
Attachment(s)							
Notice of References Cited (PTO-892)	4) Interview Summary						
2)	Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate atent Application (PTO-152)					

Art Unit: 2612

DETAILED ACTION

Response to Arguments

1. Applicant's arguments filed 11/22/2004 have been fully considered but they are not persuasive.

In re pages 9-10, Applicant argues that "neither Suzuki et a1., or Suzuki disclose, teach, or otherwise suggest that a reconfigurable processing element may be used for anything other than implementing the CPU. Therefore, the references cannot provide any motivation to modify the camera of Suzuki as suggested in the Office Action. Accordingly, the combination is improper."

In response, regarding claim 1, it is noted that the feature "a reconfigurable processing element may be used for anything other than implementing the CPU" is not recited in claim 1. Instead, Applicant amended claim 1 with the limitation "an electronic circuit arrangement in which a logic circuit is obtained when a predetermined program is written, said logic circuit is configured depending on the written program, and said logic circuit executes a predetermined operation on inputted image data." The Examiner considers that claim 1 as amended still does not distinguish from Suzuki et al. and Suzuki. Suzuki et al. discloses a CPU 34 is preferably implemented on special purpose computer, a programmed microprocessor, an ASIC or other integrated circuit elements, a hardwired electronic or logic circuit such as a discrete element circuit, a programmable logic device such as a PLD, PLA, FGPA or PAL (an electronic circuit arrangement, section [0054], page 3). In addition, it is noted that the Applicant considers the electronic circuit arrangement is a field programmable gate array as recited in claim 3.

Art Unit: 2612

In re page 8, Applicant argues that there is no motivation or suggestion to combine the cited references as proposed and because the proposed combination fails to teach all of the features found in the claims.

In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, the device in the combination of Suzuki et al. and Suzuki can improve operability and convenience in data transfer from a digital camera to an external device (Suzuki, Column 30, Lines 12-14).

In re page 11, Applicant argues that, none of the cited references teaches the elements of claim 8.

In response, regarding claim 8, the Applicant amended claim 8 with the limitation "an electronic circuit arrangement in which a logic circuit is obtained when a predetermined program is written, said logic circuit is configured depending on the written program, and said logic circuit executes a predetermined operation on inputted image data." The Examiner considers that claim 1 as amended still does not distinguish from Suzuki et al. and Suzuki. Suzuki et al. discloses a CPU 34 is preferably implemented on special purpose computer, a programmed microprocessor, an ASIC or other integrated circuit elements, a hardwired electronic or logic

Art Unit: 2612

circuit such as a discrete element circuit, a programmable logic device such as a PLD, PLA, FGPA or PAL (an electronic circuit arrangement, section [0054], page 3). In addition, it is noted that the Applicant considers the electronic circuit arrangement is a field programmable gate array as recited in claim 11.

In re page 11, Applicant argues that there is no motivation or suggestion to make the combination and because the combination fails to teach the elements of the rejected claims.

In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992).

In re page 12, Applicant argues that Tomaszewski does not teach that camera 104 detects "a kind of data communication standard of an equipment connected to the connection portion" as alleged at page 6 of the Office Action.

In response, regarding claim 4, the Applicant recited in claim 4 the limitation "a detector for judging a kind of data communication standard of an equipment connected to the connection portion." The Examiner considers that Tomaszewski does disclose this feature. Tomaszewski discloses the USB connectivity is detected by the presence of the VBUS signal 210, which is

Art Unit: 2612

detected by VBUS signal checker 500 (Figures 4-5, Page 2, Section [0029] through Section [0034]); the USB is a kind of data communication standard of an equipment.

In re page 12, Applicant argues that Clemens does not teach that the camera may selectively use a first protocol to communicate with a first computer and a second different protocol to communicate with a second computer as alleged at page 7 of the Office Action.

In response, regarding claim 4, it is noted that the feature "camera <u>may selectively use</u> a <u>first protocol</u> to communicate with a first computer and <u>a second different protocol</u> to communicate with a second computer" is not a claim language. Instead, the Applicant amended claim 4 with the limitation "a connection portion to which a first equipment and a second equipment can <u>alternatively</u> be connected, the first equipment being communicative with the camera by a first data communication standard, and the second equipment being communicative with the camera by a second data communication standard." The Examiner considers that Clemens does disclose this feature. Clemens discloses an apparatus in which the digital camera 10 is tethered to the computer 12 by a Universal Serial Bus USB or (alternative) RS-232 serial interface (Figure 1, Page 8).

In re pages 13-14, Applicant argues that Anderson fails to teach a memory for storing multiple programs for reconfigurable circuit.

In response, regarding claim 4, the Applicant recited the limitation "a memory for memorizing a first program corresponding to a first image data communication processing fitting for the first data communication standard and a second program corresponding to a second image

data communication processing fitting for the second data communication standard." The Examiner considers that Anderson et al. does disclose this feature; Anderson et al. discloses application software for operating USB connection is stored in DRAM 346 (Figures 3,9, Column 12, Lines 23-40). Since DRAM stores software (program) for operating USB connection (data communication standard), it can store different software corresponding to different data communication standard.

In re page 14, regarding claims 9 and 10, Applicant argues that there is no motivation or suggestion to make the combination of Suzuki et al., Suzuki and Nakamura and because the proposed combination fails to teach all of the features found in the claims.

In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, the device in the combination of Suzuki et al., Suzuki and Nakamura can improve the quality of the image data.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Page 7

3. Claims 1-3, 8, 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Suzuki et al. (U. S. 2002/0057351) in view of Suzuki (U. S. Patent No. 6,380,975).

Regarding claim 1, Suzuki et al. discloses a camera comprising a mode selector (Figure 12 shows that the user can select mode, such as recording mode, playback mode) for selecting one of a first mode (recording mode, Figure 12, Page 7, Section [0112]) for executing first image data processing (processing image data by DSP 33, compression/expansion circuit 38, buffer memory 37, memory card 24, Figure 4, Page 7, Section [0112]) to an image data taken by an image pickup device (CCD 20, Figure 4) and a second mode (playback mode, Figure 12, Page 7, Section [0112]) for executing second image data processing contents of which are different from that of the first image data processing (image data recorded in memory card is read out through buffer memory, compression/expansion circuit 38, LCD 6, Figure 4, Page 7, Sections [0056], [0112]); an electronic circuit arrangement in which a logic circuit is obtained when a predetermined program is written, said logic circuit is configured depending on the written program, and said logic circuit executes a predetermined operation on inputted image data (programmable logic device such as PLD, PLA, FGPA, PAL, Page 3, Section [0054]).

Suzuki et al. fails to specifically discloses a memory for memorizing a first program corresponding to the first image data processing and a second program corresponding to the second image data processing; and a controller for reading the first program from the memory and writing it in the electronic circuit arrangement when the first mode is selected by the mode selector and for reading the second program from the memory and writing it in the calculator

when the second mode is selected by the mode selector. However, Suzuki et al. discloses CPU 34 is a programmed microprocessor controls processing image data readout from CCD 20 to be recorded on memory card 24 or to be displayed on LCD 6, Page 3, Section [0054]. And Suzuki ('975) discloses a digital camera, in which an image compressing/extending means is realized by a control program stored in the CPU 113 (Column 30, Lines 21-36). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the device in Suzuki et al. by the teaching of Suzuki ('975) in order to execute compression or expansion by program. This improves operability and convenience in data transfer from a digital camera to an external device (Column 30, Lines 12-14).

Page 8

Regarding claim 2, Suzuki et al. discloses the first mode is an image pickup mode for taking an image data by photoelectric transferring an optical image of an object (recording mode, CCD 20 electrically converts the light image into image signals; the image signals are recorded on memory card 24 via compression circuit 38, Figures 4, 12, Page 7, Section [0112]); the second mode is a reproducing mode (playback mode, Figures 4, 12, Page 7, Section [0112]) for reproducing an image on a display (LCD 6, Figure 4, Page 3, Section [0056]) by using an image data taken by the image pickup mode; the first image data processing is a data compression processing of the image data taken by the image pickup mode (compression in compression/expansion circuit 38, Figure 4, Page 3, Section [0051]); and the second image data processing is a data extension processing of a compressed image data (expansion in compression/expansion circuit 38, Figure 4, Page 3, Section [0056]).

Art Unit: 2612

Regarding claim 3, Suzuki et al. discloses the electronic circuit arrangement is a field programmable gate array FGPA, Page 3, Section [0054]).

Regarding claim 8, Suzuki et al. discloses a camera comprising an image processing selector for selecting an image processing among a plurality of image processing corresponding to different characteristics with respect to quality of an image (Figure 12 shows that the user can select mode, such as image processing for recording mode or playback mode); an electronic circuit arrangement in which a logic circuit is obtained when a predetermined program is written, said logic circuit is configured depending on the written program, and said logic circuit executes a predetermined operation on inputted image data (programmable logic device such as PLD, PLA, FGPA, PAL, Page 3, Section [0054]).

Suzuki et al. fails to specifically disclose a memory for memorizing a plurality of programs corresponding to the plurality of image processing; and a controller for reading, a program corresponding to the image processing selected by the image processing selector and writing it in the electronic circuit arrangement. However, Suzuki et al. discloses CPU 34 is a programmed microprocessor controls processing image data readout from CCD 20 to be recorded on memory card 24 or to be displayed on LCD 6, Page 3, Section [0054]. And Suzuki ('975) discloses a digital camera, in which an image compressing/extending means is realized by a control program stored in the CPU 113 (Column 30, Lines 21-36). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the device in Suzuki et al. by the teaching of Suzuki ('975) in order to execute compression or

Art Unit: 2612

expansion by program. This improves operability and convenience in data transfer from a digital camera to an external device (Column 30, Lines 12-14).

Regarding claim 11, Suzuki et al. discloses the electronic circuit arrangement is a field programmable gate array FGPA, Page 3, Section [0054]).

4. Claims 4-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tomaszewski (US 2001/0001563) in view of Clemens (WO 99/40723) in view of Suzuki et al. (U. S. 2002/0057351) further in view of Anderson et al. (U. S. Patent No. 6,567,122).

Regarding claim 4, Tomaszewski discloses a camera comprising a connection portion (USB serial port 107, Figure 3A, Page 2, Section [0024]) to which a first equipment (USB cable 106, Figure 3A, Page 2, Section [0024]), the first equipment being communicative with the camera by a first data communication standard; a detector for judging a kind of data communication standard of an equipment connected to the connection portion (the USB connectivity is detected by the presence of the VBUS signal 210, which is detected by VBUS signal checker 500, Figures 4-5, Page 2, Section [0029] through Section [0034]); a controller (camera manager 501, Figure 5, Section [0029] through Section [0034]) for reading the first program from the memory and writing it in the electronic circuit arrangement when the kind of the data communication standard of the equipment connected to the communication portion is judged as the first data communication standard by the detector.

Tomaszewski fails to disclose a second equipment and the second equipment being communicative with the camera by a second data communication standard; reading a second

Art Unit: 2612

program from the memory and writing it in the electronic circuit arrangement when the kind of the data communication standard of the equipment is judged as the second data communication standard. However, Clemens discloses an apparatus in which the digital camera 10 is tethered to the computer 12 by a Universal Serial Bus USB or RS-232 serial interface (Figure 1, Page 8). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the device in Tomaszewski by the teaching of Clemens in order to connect a digital camera to a computer by using different type of bus.

Tomaszewski and Clemens fail to disclose an electronic circuit arrangement in which a logic circuit is obtained when a predetermined program is written, said logic circuit is configured depending on the written program, and said logic circuit executes a predetermined operation on inputted image data. However, Suzuki et al. discloses an electronic camera, which comprises a CPU 34 which is preferably implemented a programmed logic device, such as PLD, PLA, FGPA, PAL, section [0054], page 3. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the device in Tomaszewski and Clemens by the teaching of Suzuki et al. in order to control the operation of the camera.

Tomaszewski, Clemens and Suzuki et al. do not disclose a memory for memorizing a first program corresponding to a first image data communication processing fitting for the first data communication standard and a second program corresponding to a second image data communication processing fitting for the second data communication standard. However, Anderson et al. discloses a digital camera, in which an application software for operating USB connection is stored in DRAM 346, Figures 3, 9, Column 12, Lines 23-40). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to

Art Unit: 2612

modify the device in Tomaszewski, Clemens and Suzuki et al. by the teaching of Anderson et al. in order to store program for controlling connection between a digital camera and a computer.

Regarding claim 5, Clemens discloses the first data communication standard and the second data communication standard are respectively a USB standard and an RS-232C standard (Page 8).

Regarding claim 6, Tomaszewski discloses wherein the equipment to be connected to the connection portion is an equipment which can execute an image data processing (Page 1, Section [0021].

Regarding claim 7, Suzuki et al. discloses the electronic circuit arrangement is a field programmable gate array (PGPA, Page 3, Section [0054].

5. Claims 9-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Suzuki et al. (U. S. 2002/0057351) in view of Suzuki (U. S. Patent No. 6,380,975) further in view of Nakamura (U. S. Patent No. 6,278,492).

Regarding claim 9, Suzuki et al. and Suzuki ('975) fail to specifically disclose the image processing with respect to the quality of the image is a gamma compensation. However, Suzuki et al. discloses the digital signal processor DSP 33 processes image data and supplies image data to memory card 24 via buffer memory 37, Figure 4, Page 3, Section [0051]. And Nakamura discloses a camera, in which image signal output from A/D conversion circuits 15R, 15G and

Art Unit: 2612

15B are sent to digital processing circuit 16, which processes the image signals with digital signal processing such as gamma processing (Column 4, Line 65 – Column 5, Line 5).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the device in Suzuki et al. and Suzuki ('975) by the teaching of Nakamura in order to improve the quality of the image data.

Regarding claim 10, Suzuki et al. and Suzuki ('975) fail to specifically disclose the image processing with respect to the quality of the image is a contour emphasizing or unemphasizing compensation of the image. However, Suzuki et al. discloses the digital signal processor DSP 33 processes image data and supplies image data to memory card 24 via buffer memory 37, Figure 4, Page 3, Section [0051]. And Nakamura discloses a camera, in which image signal output from A/D conversion circuits 15R, 15G and 15B are sent to digital processing circuit 16, which processes the image signals with digital signal processing such as contour enhancement (Column 4, Line 65 – Column 5, Line 5). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the device in Suzuki et al. and Suzuki ('975) by the teaching of Nakamura in order to improve the sharpness of the image data.

Conclusion

6. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to LUONG T NGUYEN whose telephone number is (571) 272 - 7315. The examiner can normally be reached on 7:30AM - 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wendy Garber can be reached on (571) 272 - 7308. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 09/821,442 Page 15

Art Unit: 2612

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

LN LN 5/12/2005

WENDY R. GARBER
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2500